The fastest and easiest way to integrate standards-based on-chip public key encryption and digital signatures

• Related Resources Product Sheets Certicom Suite B IP Cores (PDF) Certicom Suite B AES IP Core (PDF) Certicom Suite B Hash IP Core (PDF) Certicom Suite B Public Key IP Core (PDF) Certicom Suite B TRNG IP Core (PDF) White Papers Securing Sensor Networks: Getting it Right from the Start with Public-Key (PDF) Achieving DRM Robustness: Device Security from Silicon to the Application (PDF) Solution Sheets Certicom Security for Silicon Design Protection (PDF) Application Notes Certicom Security for Sensor Networks: enabling device mobility in flexible, ad-hoc sensor networks (PDF) Certicom Security for Sensor Networks: ensuring security in wireless sensor networks (PDF) Ask Our Experts

  Public key encryption and key agreement using either Elliptic Curve Diffie-Hellman (ECDH) or Elliptic Curve Menezes-Qu-Vanstone (ECMQV) algorithms in 224-bit, 256-bit, 384-bit and 521-bit prime field sizes, or 163-bit to 283-bit binary field sizes; includes optional support for other prime or binary field sizes and curve programmability
• Elliptic Curve Digital Signature Algorithm (ECDSA) in 256-bit or 384-bit prime field sizes; optional support for other prime field sizes
• Optional support for RSA public key encryption and digital signatures in 1024-bit, 2048-bit, 3072-bit or 4096-bit exponent sizes; optional support for other exponent sizes
• Fully compliant with latest FIPS 186-2 and NIST 800-56
• Programmable synchronous interface architecture to external circuitry via the Certicom Peripheral Interface for customized configuration of data, address and control lines and ease of integration with bus wrappers and system buses
• Optional DMA engine for bus mastering of data into and out of main memory
• Fully integrates with Certicom Security Builder API.
• Up to 100,000 256-bit Elliptic Curve point multiplies or 50,000 1024-bit RSA operations per second throughput for high-performance applications using prime field (Fp) arithmetic for EC, or cost/power-optimized architecture for constrained applications using binary field (F2m) arithmetic

Certicom Suite B Public Key IP Cores include:

• Synthesizable RTL code in VHDL or Verilog with Synopsys Design Compiler compatible timing constraints and synthesis make scripts
• Optional gate-level netlist mapped into standard cell libraries
• Static timing analysis scripts compatible with Synopsys PrimeTime including false and multi-cycle path exceptions
• VHDL or Verilog test bench and test vectors complying with FIPS 186-2 and NIST 800-56
• VHDL, Verilog or optional C behavioral core model
• Full core documentation and functional specifications
• Software interface specifications for optional Certicom Security Builder API